

MCGINN & GIBB, PLLC
A PROFESSIONAL LIMITED LIABILITY COMPANY
PATENTS, TRADEMARKS, COPYRIGHTS, AND INTELLECTUAL PROPERTY LAW
8321 OLD COURTHOUSE ROAD, SUITE 200
VIENNA, VIRGINIA 22182-3817
TELEPHONE (703) 761-4100
FACSIMILE (703) 761-2375; (703) 761-2376

**APPLICATION
FOR
UNITED STATES
LETTERS PATENT**

APPLICANT: **Ulrich Karl Klostermann**
 Wolfgang Raberg
 Philip L. Trouilloud

FOR: **METHOD AND APPARATUS FOR**
 FAST AND LOCAL ANNEAL OF
 ANTI-FERROMAGNETIC (AF)
 EXCHANGE-BIASED MAGNETIC
 STACKS

DOCKET NO.: **YOR920030044US1**

METHOD AND APPARATUS FOR FAST AND LOCAL ANNEAL OF ANTI-FERROMAGNETIC (AF) EXCHANGE- BIASED MAGNETIC STACKS

5

U.S. GOVERNMENT RIGHTS IN THE INVENTION

The subject matter of the present Application was at least partially
funded under the Grant No. MDA972-99-C-0009 from the U.S. Defense
10 Advanced Research Projects Agency (DARPA).

BACKGROUND OF THE INVENTION

Field of the Invention

15

The present invention generally relates to a method and system for
thermally treating a magnetic layer, and more particularly to a method and
system for fast and local annealing of a magnetic stack.

20

Description of the Related Art

Magnetic random access memory (MRAM) devices typically must
undergo a thermal treatment to set some of the magnetic layers in a desired
orientation. Generally, the samples must be held (e.g., for about 1 hour) at
25 relatively high temperatures (300-400°C), while a large (1-2 Teslas) and
uniform magnetic field is applied.

However, a practical difficulty arises for performing such steps on large (200 or 300mm diameter) wafers, as this entails building large anneal ovens and magnets to achieve uniform conditions over the wafer.

Additionally, the process is slow because of the size of the ovens, and
5 the set direction cannot be varied from point-to-point on the wafer.

In a conventional technique 500, as shown in the flowchart of Figure 5, a batch process uses a combined magnet and furnace, either in vacuum or inert gas.

In this conventional technique, the process flow 500 includes first
10 loading a batch of wafers into a relatively large anneal oven and pumping down the oven (step 510) (optionally ramping up the magnetic field, if an electromagnet is being employed), ramping-up the temperature (e.g., 300-400°C) and holding the temperature at a target value (step 520), applying a magnetic field and ramping down the temperature (step 530) (optionally
15 ramping down magnetic field, if electromagnet was employed), and finally unloading the batch (step 540).

However, the above-described conventional technique 500 has many disadvantages.

First, there is uneven field and temperature uniformity across the
20 batch. Additionally, there are a long-ramp-up and ramp-down (e.g., of the temperature in the oven) times due to the large heat capacity. This makes the entire process relatively slow.

Additionally, since a batch mode processing is employed, one must wait for a batch of wafers to exist, in order to process them efficiently. That is,

single wafers are generally not processed due to cost constraints. Instead, the user must work in increments (e.g., or batches), as such increments/batches are accumulated. Thus, there is little flexibility in the processing and difficult to tailor the processing to numbers of wafers less than a batch. Hence, in the conventional techniques, there is no local option in processing wafers.

Another disadvantage of the conventional techniques is the space required by such systems. That is, such systems are generally very large , heavy and cumbersome.

Additionally, complex and expensive magnetic field units are required, as good uniformity across the stack is normally needed. Without such complex and expensive magnetic field units, such uniformity is seldom achieved.

SUMMARY OF THE INVENTION

In view of the foregoing and other exemplary problems, drawbacks, and disadvantages of the conventional methods and structures, an exemplary feature of the present invention is to provide a method (and structure) for thermally treating a magnetic layer.

Another exemplary feature is to provide a method (and structure) for performing a fast and local annealing of magnetic stacks.

In a first exemplary aspect of the present invention, a method of thermally treating a magnetic layer of a wafer, includes annealing, for a predetermined short duration, a magnetic layer of a single wafer.

In a second exemplary aspect, a method for processing a magnetic stack, includes annealing a single wafer having a magnetic stack formed thereon, with a predetermined fast anneal in a presence of a magnetic field.

5 In third exemplary aspect of the present invention, an apparatus for treating a magnetic layer of a wafer, includes a heating element for annealing, for a predetermined short duration, a magnetic layer of a single wafer, and a magnet for applying a magnetic field during the annealing.

10 Thus, in the exemplary aspects of the present invention, a single wafer can be processed such that a heating element can be used to heat an entire (single) wafer completely at one time, or a local area on the wafer; and the local temperature is monitored using a detector (e.g., an infrared (IR) detector or the like). Then, a local magnetic field is applied at the heated area using a magnetic field generating structure (e.g., an electromagnet or permanent magnets). The heated area is then scanned or stepped across the wafer.

15 With the exemplary embodiments described herein, magnetic stacks using an exchange-biasing antiferromagnet such as PtMn can be reliably and efficiently annealed in a magnetic field after deposition, in order to align the pinning of the magnetic reference layer.

20 Further, unlike the conventional magnetic anneal furnaces having process-times on the order of 5 to 10 hours per batch, the batch times achieved by the single wafer process of the present invention are on the order of 60 seconds per wafer or up to 60 minutes per batch (e.g., assuming 60 wafers in a batch). This is much faster than the conventional methods which require that the wafer be held at a temperature for 1-2 hours or more, but in which the

entire cycle time of the conventional methods is much longer as mentioned above.

Additionally, the invention allows sequentially annealing of different areas of the same wafer in different directions. This feature may be of interest
5 for a number of applications as described below.

Further, the invention allows higher temperatures to be used (e.g., up to 500°C for a shorter time period).

Additionally, as noted above, a single wafer at a time can be processed, such that the single wafer can be completely heated up and cooled
10 down. Thus, with the invention, it is possible to treat each wafer individually.

Hence, the invention avoids batch processing and all of its problems (including the difficulty of applying a homogeneous magnetic field over the entire batch of wafers and the use of a large magnet for providing such a field), by processing single wafers or portions of a wafer at a time.

15

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and exemplary other purposes, aspects and advantages will be better understood from the following detailed description of an

20 exemplary embodiment of the invention with reference to the drawings, in
which:

Figure 1A illustrates an exemplary system 100 of the present invention;

Figure 1B illustrates another system 100A, somewhat similar to that

shown in Figure 1A, in which there is simultaneous heating and field scanning;

Figure 1C illustrates a system 100B for performing a complete wafer anneal;

5 Figure 2 illustrates a flowchart of an exemplary embodiment of a method 200 according to the present invention;

Figure 3 is a graph 300 illustrating that a fast anneal is possible on magnetic stacks;

Figure 4 is a graph 400 illustrating that a wafer level processing; and

10 Figure 5 illustrates a flowchart of a conventional method 500 for annealing of magnetic stacks.

DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS OF THE INVENTION

15

Referring now to the drawings, and more particularly to Figures 1A-4, there are shown exemplary embodiments of the method and structures according to the present invention.

20 --- **EXEMPLARY EMBODIMENT** ---

As described above, during anneal a strong magnetic field is applied to align the anti-ferromagnet (AF) and the adjacent ferromagnetic layer in the desired direction. The result is an exchange-biased ferromagnetic layer that is

pinned very strongly in a certain direction. A necessary requirement for a successful anneal process is a fully aligned ferromagnetic layer and/or a cool-down from temperatures above the blocking temperature (around 300°C for PtMn) in a magnetic field.

5 It is noted that the invention is certainly not limited to PtMn, or a specific magnetic material, but can find great benefit with any material needing a set property needing the presence of a magnetic property. Moreover, any material having an intrinsic anisotropy needing a set magnetic property, would benefit from the invention.

10 In view of the foregoing and referring now to Figure 1A, a system 100 according to the invention is provided.

System 100 includes a magnet 110 (e.g., preferably a permanent magnet but an electromagnet magnet may also be used) and a single wafer stage 120 with a heating element 130 facing the wafer surface 140.

15 It is noted that, with the magnet 110 of the invention, the field can be applied locally to the wafer surface 140, and thus instead of trying to generate a large field (e.g., about 1 tesla or more) over the entire wafer surface, the large field can be generated in only a small volume for the wafer portion that one is trying to anneal. This operation is much easier to do, and much easier
20 to perform uniformly as compared to the conventional techniques which try to apply the field over the entire wafer.

Heating element 130 can be any of a rapid thermal anneal (RTA)-type (e.g., halogen) lamp, a laser (e.g., preferably having a very short pulse; of course, the invention is not limited to any particular value, as the duration

corresponding to the designer requirements and constraints), a flashlight, a focused heat lamp, or the like. The preferred temperature range for the heating element is in a range from about 300 to 500°C, and a preferred duration of holding the wafer at the temperature is about 1-60 seconds (depending upon the temperature employed).

It is noted that the heating element (e.g., RTA devices, etc.) differs from the conventional heating elements (e.g., which are batch processing tools) in that the heating element tools of the invention can scan, make a line, make multiple points, etc.

Additionally, a thermal sensor 150 can be positioned advantageously adjacent the spot on the wafer to be heated up, thereby to sense a temperature of the area of interest and provide a feedback loop (not shown) to the heating element 130. Preferably, the magnetic field is turned on all of the time (except possibly when scanning the wafer) to speed the process even more.

By the same token, in a different exemplary embodiment, when the temperature sensed is at the desired temperature, the heating element 130 can be turned off and the aligning magnetic field can be applied. Thus, the temperature could be increased to the desired temperature, then turned off, and then, as the wafer is cooling off, the aligning field could be applied at least once (and in some applications depending upon the designer's requirements, it may be desirable to selectively apply the field a plurality of times).

Figure 1B illustrates another system 100A, somewhat similar to that shown in Figure 1A, in which there is simultaneous heating and field scanning.

Figure 1B shows a single wafer 140A which is fixed and the heat and magnetic field being scannable (e.g., movable). However, the invention also may have the wafer 140A being movable, and the heat and magnetic field being stationary. In Figure 1B, the wafer 140A is shown in an active furnace region (not referenced) via extreme laser/halogen/flash annealing. Also shown in Figure 1B is a thermal sensor 150A.

Additionally, as shown, the frontside of the wafer is shown undergoing the stack annealing (e.g., at reference numeral 160) , whereas the magnetic field generation (e.g., generated by magnets 110A on the backside of the wafer 140A) is performed on the backside and frontside of the wafer. The backside of the wafer is undergoing cooling (e.g., at reference numeral 170) in the exemplary arrangement of Figure 1B. Hence, the wafer is relatively cool at a portion away from the heating element/magnetic field being generated.

As described hereinbelow, in a first example of the invention, a fast processing of the wafer would result, whereas in a second example a spatially resolved anneal of different locations of the wafer would result.

First Exemplary Method

Figure 1C illustrates a system 100B for performing a complete wafer 140B anneal according to the first exemplary method of the invention.

That is, in this technique, one wafer 140B at a time is processed, but the full wafer 140B is processed simultaneously. Preferably, a flash lamp, laser, or a RTA-type lamp is used in this process (e.g., see reference numeral 180 for the active heat region), in which the wafer is heated up quickly and cooled quickly. Cooling is shown at reference numeral 190. Magnet 110B applies the magnetic field.

Figure 2 shows a flowchart of a method 200 according to the first exemplary method of the invention. In step 210 of method 200, first a wafer is loaded to the stage.

Then, in step 220, the magnetic field is ramped-up, and in step 230 the heating element (e.g., lamp, laser etc.) is turned-on and held for a necessary time.

In step 240, the lamp is turned-off, and in step 250 the wafer is cooled down (e.g., with He or the like). The present invention is not limited to a particular medium for cooling the wafer. Indeed, nitrogen, argon, cooling liquid such as water, etc., and/or a vacuum (e.g., just letting the wafer sit) could be employed. Hence, no cooling (vacuum, if no gasses are desired) or convection cooling (e.g., nitrogen, argon, helium, etc.) could be employed.

Finally, in step 260, the wafer is unloaded. Thus, the full wafer annealing is completed.

A second exemplary option of the invention is directed to processing only portions (e.g., point-by-point) of the wafer at a time. One of the advantages of processing point-by-point across the wafer is that one can change the direction of the magnetic field point-by-point, and in some

structures it is advantageous to set the direction in the orthogonal direction.

This is not possible in the conventional annealing ovens, with the conventional techniques performing batch processing.

5 The process can flow point by point sequentially, or multiple points in parallel. Different field strengths and orientations can be applied to these different locations.

 The second example of the present invention would allow, for example, a rotation (as shown in optimal step 255 of Figure 2) of the wafer
10 after cool down, and annealing (in optional step 256 of Figure 2) of other areas of the wafer in a different direction. For example, as shown in Figure 3B, the wafer could be rotated a predetermined angle (e.g., 45, 90 degrees etc.) to process the individual wafer (or a different spot on the wafer) differently. This technique would be useful in sensor-bridge applications (e.g.,
15 where the orientation of the reference layer may be aligned differently, which is not possible with batch processing). Another application would be for providing different module orientations in embedded (e)-DRAMS design and the like. That is, the DRAM designer may want the embedded modules to be rotated in a certain manner (e.g., 90 degrees). The local annealing would
20 provide much flexibility in the DRAM design to the DRAM designer/engineer. Thus, these are but two exemplary applications of the local annealing.

 It is noted that the local magnet can be designed in a way that the local field of the present invention does not perturb any structures which have been

set already. Also, the local confinement of the heat to the area of setting does not cause significant perturbation in deselected, cold (hence not activated) neighboring regions.

Figure 3A illustrates a graph 300 that shows that fast anneals are possible with the present invention.

That is, Figure 3A shows a graph 300 with the typical anneal times as a function of temperature. As the temperature increases, the time required for the anneal decreases. The current typical temperatures and the time required is shown at reference numeral 310. Hence, as shown, this makes it possible to go from a batch process to a single wafer process.

Thus, based on the data in Figure 3A, it can be expected that going to higher temperatures, for shorter times, good magnetic properties can be desirably achieved. Hence, a process is provided where each wafer is processed very quickly, and wafer processing can be performed one after another.

Additionally, Figure 4 is a graph 400 illustrating a wafer level processing. More specifically, the pinning field vs. the anneal time at 280°C is shown.

In Figure 4, a stack (SP FET) having a structure of
-----20-----50TaN/50Ta/175PtMn/15CoFe/9Al/50Py/100TaN was investigated.

Reference numeral 420 represents a parallel field, reference numeral 430 represents a perpendicular field decay, and reference numeral 440 represents a reversed field decay. The graph 400 demonstrates that the best magnetic device properties (e.g., pinning field) are normally achieved during the first,

virgin activation of the antiferromagnetic system in the presence of a magnetic field. Any further resets in magnetic field are shown to be less effective. Thus, it is preferred to magnetically set devices on the wafer level, before any other thermally hot downstream, device-fabrication-processes are done. Hence, only
 5 a single magnetic anneal step after the device has been fabricated (e.g., after wafer cutting or packaging) could result in insufficient magnetic performance of the device.

With the invention, a single wafer process with short process time due to low heat capacity (only one wafer, only one surface is annealed) can be
 10 provided.

Thus, unlike a batch process in which 10 to 40 wafers could be processed per hour, with the typical batch size being 25-100, the invention can provide advantageously a single wafer process in which 60 wafers may be processed per hour, with each single wafer process taking on the order of 1-60
 15 seconds. Thus, the invention provides high throughput, and it is batch size independent (e.g., there is no accumulation time). Additionally, there is higher process flexibility and improved wafer logistics.

Additionally, the process of the invention can use a relatively small magnet volume as only a sufficiently homogeneously field in one wafer plane
 20 (i.e., z-dimension is \sim film thickness) has to be achieved and not over the entire batch volume (i.e., z-dimension \sim batch size times wafer pitch), as in conventional anneal furnaces. As a result, the magnet have less weight allowing also a smaller footprint, thereby taking up little production floor space.

Further, there are less requirements for temperature and magnetic field uniformity since only the wafer surface has to be optimized.

Further, there are less requirements for temperature and magnetic field as only a spatially limited region has to be uniform in temperature and
5 magnetic field (e.g., in the second option)

Further, identical process conditions are provided for each wafer (no position dependency). Moreover, there is optional local resolution

Additionally, the system is not dependent on the size of the wafer so it is easier to scale up. Further, the thermal treatment can be applied to only
10 those areas that need to be set.

Additionally, the set conditions can be changed locally, so that different parts of the wafer can be set differently.

Hence, with the invention, it is possible to treat each wafer individually, each completely at one time (e.g., with flash lamp, rapid thermal
15 annealing, etc.) by rapidly heating up and cooling down the complete wafer, or the annealing could be performed at different portions of the wafer locally (e.g., spot-to-spot, multiple spots at one time, a line, region-to-region, etc.). Thus, if one is willing to go to relatively high temperatures (e.g., 300 to 500°C), faster processing can result and yet there is no degradation of the
20 ~~underlying silicon or magnetic stack properties.~~

While the invention has been described in terms of several exemplary embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.

For example, the invention would be especially useful for producing structures using AF-based stacks such as MRAMs, read heads, sensors, micro-electrical-mechanical (MEMS) structures, and the like.

5 Additionally, with the local option, each wafer can be treated differently.

With the local anneal, several applications are immediately evident including a sensor-bridge application where the orientation of the reference layer may be oriented differently (e.g., by 90 degrees or the like). Such is not possible with the batch processing. Another application is a different module
10 orientation in embedded -DRAMs/design.

Further, it is noted that, Applicant's intent is to encompass equivalents of all claim elements, even if amended later during prosecution.